Abstract-A large scale prototype of a tile hadron calorimeter (HCAL) for the International Linear Collider (ILC) detector is currently under development. The proposed calorimeter follows the particle flow concept, which requires high granularity and a compact detector design. This is accomplished by using scintillating tiles that are read out by Silicon Photomultipliers (SiPMs) and the integration of the associated front-end electronics into the gaps between the absorber plates. In order to keep the calorimeter structure homogeneous and simple, no active cooling system is allowed for the inner detector. In consequence, the power dissipation of the front-end electronics has to be limited as far as possible with an aim of 25 W per channel. The key component to achieve this is switching off the consumers of the front-end electronics during the gaps in between the ILC bunch trains (power pulsing). In this contribution we show the first results for power pulsing with a full-extension prototype of 2.20m length. Following to a description of the setup, we compare results for the detector performance with and without power pulsing. The challenges of switching huge supply currents of several amperes in 5Hz rate to the front-end electronics and the experiment's power supplies are addressed as well as electromagnetic compatibility aspects.
I. INTRODUCTION

W
ITHIN the CALICE collaboration [1] , new concepts for calorimeters for the ILC [2] are developed and tested. The calorimeter proposals follow the particle-flow concept [3] , [4] , [5] . The particle-flow algorithm (PFA) requires the detection of each individual particle of the hadronic jets including the particles' tracks and energies. In order to separate energy depositions of several particles within the calorimeters, a high granularity has to be reached. A possible setup for the barrel calorimeter is shown in Fig. 1 . The sandwich hadronic calorimeter (HCAL) with 48 layers is a cylindrical structure with an inner and outer radius of 2.0 m and 3.1 m, respectively. Inside the HCAL the electromagnetic calorimeter (ECAL) will be placed, while the HCAL is surrounded from the outside by the magnet.
The cylindrical structure of the calorimeter will be divided into 16 sectors. Perpendicular to the beamline, the current proposal only foresees one subdivision. The resulting half of a sector is shown in Fig. 2 . In order to address all requirements to a respective calorimeter design [2], [6] , a high integration of the front-end electronics into the absorber structure with typical layer sizes of about 1 × 2.2 m 2 is proposed. For the Analogue Tile Hadron Calorimeter (AHCAL), a possible realization, this can be achieved by the use of scintillating tiles with sizes of 3 × 3 cm 2 that are read out by silicon photomultipliers (SiPMs). One of the main new features of the embedded electronics is the on-detector zero-and noise suppression. The analogue/digital front-end ASICs SPIROC [7] connected to the SiPMs allow a channel-wise gain adaptation in order to compensate spreads in the channels gains. Recent progress in SiPM technology with significant improvement in component-to-component uniformity abolish the requirement for channel-wise light yield equilization. In consequence, the operation with a single threshold for zero suppression for all channels of an ASIC without the on-chip, channel-wise SiPM bias adjustment is possible.
The layers of the inner detector are subdivided into 3 slabs with a further subdivision into 6 HCAL Base Units (HBUs) each. Each HBU carries up to 4 SPIROCs and 144 scintillating tiles on its back side. The inner detector is controlled, read out and powered by the DAQ interface modules [8] , [9] at the absorber endfaces, cf. Fig. 2 . The stringent space requirements for the electronics integration do not allow active cooling inside the absorber structure. Therefore, the power dissipation of the inner detector electronics has to be limited as far as possible with an aim of 25 W per channel. The key The front-end electronics is integrated into the absorber structure (only one layer shown). At the absorber endface, the inner detector is controlled, read out and powered by the DAQ interface modules. component to achieve this is switching off all active parts of the inner detector in between the bunch trains of the ILC bunch train structure (power-pulsing). The power pulsing concept requires the handling of switched supply currents of several amperes in the sensitive front-end detector and the DAQ interface modules. In this work, the power-pulsing results for a full scale structure (slab) of 2.20m length are shown in addition to electromagnetic compatibility (EMC) optimizations. The detector performance is verified and compared with and without power pulsing. In section II the experimental and measurement setup is described. In section III the achieved results are shown.
II. POWER PULSING SETUP
The reduction of power dissipation in the detector's very front-end by power pulsing foresees a deactivation of all electronic parts when they are not needed. This applies mainly during the inactive gaps between the ILC bunch trains as shown in Fig. 3 (top) . The ILC accelerator provides bunches with a rate of 3 − 5MHz for a period of 1ms, followed by an inactive gap of 199ms.
The SPIROC ASICs are designed especially for an uncontinuous operation in this type of intermittent bunch-train structures. During the bunch trains, the SPIROCs can store up to 16 events in an internal, analogue memory. After the bunch train, the analogue data is digitized internally and the digital data is read out via the DAQ interface boards to the experiment's data acquisition. During digitization and readout, no data can be recorded. For power pulsing the SPIROCs provide four dedicated power control inputs which are used to deactivate respective internal parts that are not needed during the actual measurement phase. For example, the ADCs are deactivated during data taking and the power-consuming analogue part is switched off during readout. For a typical AHCAL layer with 72 SPIROCs and 2592 detector channels, the maximum supply current that has to be switched in power pulsing sums up to 8.1A (cf. Fig. 3 (top) ). Excessive overshoots of the supply voltages have to be suppressed by sufficient blocking capacitors to avoid damaging of the connected electronics. ...
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Fig. 3: Switching scheme (power pulsing) of the inner detector electronics in the ILC bunch train structure (top) and setup of the front-end power pulsing electronics (bottom). P1, P2 and P3 mark significant points with respect to power pulsing.
In addition, the period at which the detector is switched on before data taking (switch-on time T_on), should be as small as possible to minimize the detector's on time. On the other hand, T_on must be long enough to allow for the supply voltages to settle down sufficiently for an unimpaired detector performance especially on the far end of the inner detector. In Fig. 3 (bottom) the electronics setup for power pulsing is shown. P1, P2 and P3 form significant points of the setup in power pulsing, at which the performance is verified. A full AHCAL layer of 2.20m length (detector frontend) containing 3 slabs with 6 HBUs each is powered by a single set of DAQ interface modules. The two main SPIROC supply voltages VDDA and VDDD are provided via two linear regulators (Linear Technology LT1575CS8) followed by fast power MOSFETs (International Rectifier IRLS3813PbF). In our proposed concept for power pulsing, the charge for the huge current during the short period of data taking is provided as far as possible by a local capacitor bank C of 15mF (at P2). A protection resistor R of 0.5-1.5Ω keeps the faster current-and voltage components local on the DAQ interface boards and prevents huge voltage-and current pulses on the cable to the power supplies (at P1). The reduced pulsing requirements on the input side improve the EMC of the detector and increase the life-time of the connected power supplies. At the end of the slab at P3, a stable detector performance has been achieved although a voltage drop with an associated settling time cannot be avoided.
In Fig. 4 the used experimental setup is shown. Power pulsing has been tested with a full length 1x6 HBU structure (1 slab). In comparison to the values shown in Fig. 3 (top) , the amplitude of the switched current reduces for 1 slab from 8.1A to 2.7A. As in ILC, the HBU modules are mounted on a conductive base plate that is connected to signal ground at the DAQ interface boards. For dedicated grounding tests, a grounded plate has been placed on top of the detector module as well (cf. section III-D). 
III. PERFORMANCE IN POWER PULSING
In the following the obtained results for the significant points in the power pulsing setup P1, P2 and P3 (cf. Fig. 3 (bottom), Fig. 2 ) are discussed. At first the influence of the switched current is shown at the system's input at P1 and P2, including a proposal for a stabilization. Afterwards, the conditions at the end of the inner detector is shown at P3 including results for the detector performance.
A. Power Input of Detector
When the detector is switched on and off in the 5Hz ILC bunch train rate for data taking, the switched supply current is a challenge not only for the experiment's power supplies, but also for the power interface at the DAQ interface boards. An adequate concept for the power setup is required to minimize the amplitude of the peak current and voltage and the respective switch speed. This will increase the power-supplies life-time and inprove the detector's EMC. Our proposed power setup is described in section II. The measured switched current and voltage as it appears on the cable to the power supplies is shown for different protection resistors R (at P1, cf. Fig. 3 (bottom)) in Fig. 5 and Fig. 6 .
For R = 0Ω the full switched current amplitude of 2.7A and a fast switched voltage peak of 200mV can be observed on the several 10m-long cable to the power supplies. With an increase to R = 0.5Ω or R = 1.25Ω both the switched current and voltage amplitudes can be reduced. An efficient reduction of rise-and fall-times of the current and voltage pulses on the power cable improve the detector's EMC. Voltage at P1 startacqt* R P =0Ohm R P =0.5Ohm R P =1.25Ohm In Fig. 7 the influence of the protection resistor R on the voltage in front of the linear regulator is shown (at P2, cf. Fig. 3 (bottom) ). When the detector is switched on for the short 1ms-period of data taking, the power supplies cannot provide the required charge fast enough via R . The charge has to be provided from the local capacitor bank C of 15mF. Voltage at P2 startacqt* R P =0Ohm R P =0.5Ohm R P =1.25Ohm In addition, it is acceptable that the voltage in front of the regulator drops down as long as the voltage at the output of the regulator stays constant. In the proposed setup, a voltage drop at P2 from 4.5V to 3.7V is acceptable. When the data taking period is completed, the capacitor bank is recharged slowly via R and only has to be fully charged before the next data taking period starts 199ms later. For the definition of C and R , the detector current and the acceptable voltage drop in front of the regulator has to be considered. The possible size of C is often limited by the available space. Finally, the protection resistor R must be suitable for the power corresponding to the full detector current. In the used test setup with a single slab and 2.7A of switched current, an efficient reduction of the pulsed compoments of supply voltage and current could be achieved with values of 15mF for C and 1.25Ω for R at P1.
B. Supply Voltage Stability
As interconnection between the 6 individual HBUs of a slab custom made flex-rigid printed-circuit boards (flexleads) are used. The limited available height for the detector module required the use of tiny connectors with 0.8mm stacking height, 1.2mm including the flexleads. As resistances for each of the 6 pairs HBU-flexlead 19mΩ on the analog supply voltage line VDDA and 4mΩ on the the ground line have been measured, respectively. With a single slab current load of 2.5A distributed over the 6 HBUs VDDA forms the largest consumer during data taking. The digital supply voltage VDDD consumes in data taking with 210mA much less. In Fig. 8 the impact of the switched current in data taking on the supply voltages on the last HBU of the slab at the end of the 2.20m detector structure is shown (cf. P3 in Fig. 3 (bottom) ). The plots show the sum of the voltage drops on the supply voltages and ground. HBU2 and HBU3 are subsequent HBU generations with the main differences in the power pulsing setup and tile geometry. As result of the first power pulsing results, for HBU3 more blocking capacitors were introduced for supply voltage stabilization. In basic configuration, VDDA drops down by 0.23V for both HBU generations HBU2 and HBU3, while too small blocking capacitors on HBU2 lead to a slow undershoot. In order to reduce the voltage drop on VDDA, HBU3 offers the possibility to bridge the flexleads by parallel wires. The voltage bridges reduce the voltage drop to 0.1V (green curve in Fig. 8). A reduction of the blocking capacitors from 2.6mF to 1mF per HBU3 allows a faster settling of VDDA (grey curve), resulting in the current configuration for AHCAL. The voltage drops on VDDD stays below 0.1V and on the bias-voltage line of the SiPMs (Bias-V AC) no voltage drop can be observed in power pulsing as shown in an ac-coupled measurement (violet curve). No fast overshoots have been observed on the supply voltages.
C. Detector Performance Stability
Although the resistances on the supply voltage lines are rather low, a voltage drop along the 2.20m long slab, especially when the detector is switched to data taking, cannot be avoided. This leads on the last HBU of the slab (cf. P3 in Fig. 3 (bottom) and Fig. 4 ) to a reduced supply voltage and increased settling time in the millisecond range compared to the first HBU, as shown in section III-B. In order to verify if the detector performance is not impaired, the smallest signal that has to be detected has been measured on the last HBU. This measurement takes advantage of a property of the SiPMs to form the so called single pixel spectrum (SPS) at low light intensities, corresponding to no, one or more pixels firing as shown in Fig. 9 . Next to the quality of the SPS in terms of the ratio of pixel-distance to pixel-width, the pixel distance is a measure of the overall channel gain. Therefore, the SPS is used for gain calibration, monitoring of the detector's operation and as in this case for electronics qualification. The gain of the last HBU (P3) has been monitored for different switch-on times T_on (cf. Fig. 3 (top) ) as shown in Fig. 10 . For this result, the slab in basic configuration has been used without the wire-bridges in parallel to the flexleads (cf. section III-B). For switch-on times T_on below 2ms a significant drop of the gain can be observed. The required switch-on time T_on is twice as large as the ILC bunch train, resulting in a large contribution to the power budget. In case of the slab with wire bridges in parallel to the flexleads, the gain is stable for switch-on times T_on > 150 s as shown in Fig. 11 . In relation to the 1ms bunch-train length, the currently for AHCAL established switch-on time T_on = 150 s results in an acceptable increase of the power budget. 
D. Grounding Setup
Each slab of the inner detector module as shown in Fig. 4 is placed inside a steel cassette with 0.5mm thick walls. While the cassettes are electrically connected to the absorber plates, the signal grounds of the detector modules are isolated from the cassettes inside the absorber. For the power supplies, a floating setup is proposed and for the data lines including cable shields between the DAQ interface modules and the experiment's data acquisition no direct current (DC-) path is implemented. The grounds of data acquisition, power supplies and safety ground are connected together in one point only on the DAQ interface module as shown in Fig. 3 (bottom) . This configuration has been defined to avoid ground currents.
Inside the absorber structure the capacitive coupling between the large area detector modules and the steel cassettes remain. Especially in power pulsing, when the ground and supply-voltage levels are modulated with the 5Hz of the ILC bunch train rate (cf. section III-B), the induced currents to the absorber plates cannot be neglegted. This coupling to the cassette and the connected absorber plates (safety ground) has been measured with the 1x6 HBU slab as shown in Fig. 4 . For this test, a 1.5mm-thick pressed-paper plate (pertinax) with 35 m copper metallization has been placed on top of the slab and connected to the detector's signal ground on the DAQ interface modules. In addition, the top metallization was connected electrically to the conductive bottom frame of the slab as it is foreseen at ILC. In order to increase the conductivity of the 35 m copper metallization to the same value as the steel absorber plates, two 2.20m long and 8mm-wide copper bands have been soldered in parallel. The induced current flowing through the interconnection from the cassette plates to the signal ground on the DAQ interface boards has been measured with a magnetic current probe. The results are shown in Fig. 12 and Fig. 13 . As depicted, the induced current shows a slow component (Fig. 12) with similar timing components as the falling edge of the supply voltages as shown in Fig. 8 (grey curve, 'less caps'). These slow components probably stay local in the absorber structure as compensation current between the layers. The current components at higher frequencies (Fig. 13) could be observed on the ground lines as well and might add up for the layers. In addition, the capacitive coupling of the detector modules to their cassettes and in consequence the amplitude of the induced current might be higher, because the distance in between will be smaller in the final setup than in this experimental setup. A dedicated setup with more detector layers will be used for a repeated measurement in the future.
E. Inner Detector Power
The newest generation of analogue/digital front-end ASICs, SPIROC2E (SP2E) is currently in commissioning. SPIROC2E shows a reduced current consumption compared to the previously used SPIROC2B (SP2B) as shown in Fig. 3 (top) . The effective on-time of the inner detector depends on the length of the bunch train but also on the number of events stored inside each SPIROC, because the duration of digitization and readout depends on the number of events stored inside the SPIROC. A typical on-time ratio excluding readout is 1%. The measured system power for SPIROC2E mounted on the newest HBU5-BGA board generation adds up to 160 W and 190 W per channel for no and the maximum of 16 events stored inside the SPIROC, respectively. Further investigations in the near future are forseen to investigate the origin the current consumption of SPIROC2E on HBU5 that is higher than expected, including a revision of the SPIROC2E's operating conditions. For the MPPCs, additional 15 W per channel are assumed.
IV. OUTLOOK
In the future a multilayer setup will be used for a systemwide test of power pulsing. Additionally, a dedicated setup will be used for a test of the operation with and without power pulsing in magnetic field.
V. CONCLUSIONS
A key component for the aimed power reduction of the inner-detector electronics of the CALICE hadronic calorimeter is switching off the consumers during the gaps in between the ILC bunch trains (power pulsing). In compliance with the ILC bunch train structure, the efficient switched-on time of the main consumers can be reduced to 1 percent in time.
With an appropriate electrical setup it could be achieved that the switched supply current of 2.7A for a single 2.20m long slab did not impair the detector performance or EMC. The required time period before the actual data taking that is needed for the supply voltages to settle down and for a stable detector performance (switch-on time T_on) could be reduced to 150 s. With respect to the ILC bunch-train length of 1ms for the achieved switch-on time a good value has been achieved in compliance with the small power budget.
